-
Pin to Pin Compatibility:
LT1308B
-
Function:
Microcircuit IZ1308В is a step up pulse voltage converter
-
Pin to Pin Compatibility:
DS18B20
-
Function:
Integrated circuit of digital sensor-measurer of temperature for industrial temperature range
-
Features:
<br /> Measurement temperature range:<br /> from -55°C to +125°C<br /> Temperature value is converted to 12-bit digital code<br /> Accuracy of temperature indication can be programmed by customer form 9 to 12 bit<br /> Alarm signal for case of temperature excess of threshold values determined (programmed) by customer<br /> Unique 64-bit serial number for each IC, not available for changes by customer<br /> Data read/write operation from memory of IC,1-wire interface of data transfer<br />
-
Pins (Pads):
SO-8
-
Application, features:
MOSFET
Low-power
Vtn= 0,8-2,0V
Ubr=50-240V
Pmax=1,0 Watt
High-power
Vtn= 2,0-4,0V
Ubr=60-100V
Pmax=150 Watt
-
Process Description:
Number of masks, pcs. 7-9<br /><br />Min design rule,µm 3.0<br /><br />Substrate: Si/B-doped/ p-type/Res 0,005<br /><br />Epi layer: <br /><br />thickness (15-34) µm<br /><br />Resistivity (2÷21) Ohm/cm<br /><br />Gate oxide (42,5÷80) nm<br /><br />Interlayer dielectric medium temp. PSG <br /><br />Passivation: low temp. PSG
-
Application, features:
MOSFET
Low-power
Vtn= 0,6-3,0V
Ubr=50-200V
Pmax=1,0 Watt
High-power
Vtn= 2,0-4,0V
Ubr=50-600V
Pmax=200 Watt
-
Process Description:
Number of masks, pcs. 7-9<br /><br />Min design rule,µm 3.0<br /><br />Substrate: Si/Sb-doped/ n-type/Res 0,01<br /><br />Epi layer: <br /><br />Thickness (9÷42) µm<br /><br />Resistivity (0,7÷16) Ohm/cm<br /><br />Gate oxide (42,5÷80) nm<br /><br />Interlayer dielectric - medium temp. PSG <br /><br />Passivation: low temp. PSG
-
Application, features:
MOSFET<br /><br />NMOS: Vtn=2÷4 V<br /><br />Umax= 60÷900 V
-
Process Description:
Number of masks, pcs. 8<br /><br />Min design rule,µm 2.0<br /><br />Substrate: Si/Sb-doped/ n-type/Res 0,015; <br /><br /> Si/ As-doped/ n-type/ Res 0,003<br /><br />Epi layer:<br /><br />thickness 8÷75) µm<br /><br />Resistivity (0,67÷31,5) Ohm/cm<br /><br />Gate oxide (60÷100) nm<br /><br />Interlayer dielectric medium temp. oxide + BPSG <br /><br />Passivation PEoxide + PE SI3N4
-
Application, features:
Low-voltage transistors:<br /><br />NMOS: Vtn= 1.8 V, Usd >16 V<br /><br />PMOS: Vtp= 1.5 V, Usd >16 V<br /><br />NPN: h21e= 100-300<br /><br />Resistors in layer:<br /><br />PolySi 1= 20-30 Ohm/sq<br /><br /> <br /><br />High-voltage transistors :<br /><br />NDMOS: Vtn= 1.0÷1.8 V, Usd >=500 V<br /><br />PDMOS: Vtp= 0.7÷2.0 V, Usd >=700 V
-
Process Description:
Number of masks, pcs. 15<br /><br />Min design rule,µm 2.8<br /><br />Substrate: Si/B-doped/ p-type/ Res 80<br /><br />Isolation: LOCOS<br /><br />P-well depth, µm 6.5<br /><br />N-well depth, µm 4.5<br /><br />NDMOS base depth, µm 2.4<br /><br />Gate SiO2, Å 600<br /><br />Interlayer dielectric – Medium temp. PSG, µm 0,6 <br /><br />Channel length (gate): N/PMOS, µm 2.0<br /><br />Contacts, µm 2.0x2.0<br /><br />Space line Me 1, µm 8<br /><br />Space line Me 2, µm 10
-
Application, features:
Small and medium-scale integration analogue IC, VDD < 90 V<br /><br />NPN Vertical:<br /><br />bn =50 Uсе=20 V<br /><br />PNP Lateral:<br /><br />bр =25 Uсе=20 V<br /><br />LNDMOS: Vtn= 2.0 V, Usd >90 V<br /><br />LPDMOS: Vtp= -1.4 V, Usd >90 V<br /><br />NMOS: Vtn= 1.2 V, Usd >18 V<br /><br />PMOS: Vtp= 1.5 V, Usd >18 V<br /><br />VNDMOS: Vtn= 2.0 V, Usd >70 V<br /><br /> <br /><br />Resistors in layer:<br /><br />NDMOS base, Р-drain, PolySi.<br /><br />Capacitors: PolySi-Si (SiO2 750Å)<br /><br />PolySi-Al (SiO2 8000 Å)
-
Process Description:
Numberofmasks, pcs. 19<br /><br />Min design rule,µm 4.0<br /><br />Substrate: Si/B-doped/ p-type/ Thk 460/ Res 12/ (100)<br /><br />Buried layers: Si/Sb-doped/ n-type/Thk 20/Res 6;<br /><br /> Si/B-doped/ p-type/Thk 250/Res2.0 ;<br /><br />Epi layer: Si/P-doped/ n-type/ Thk 10/ Res 1.5;<br /><br />Isolation: p-n junction<br /><br />P-well depth, µm 6.5<br /><br />NDMOS base depth, µm 2.5<br /><br />Gate SiO2, Å 750<br /><br />NPN p-base depth, µm 2.5<br /><br />N+emitter depth, µm 0.5<br /><br />Interlayer dielectric - BPSG, µm 0,8 <br /><br />Channel length (gate):<br /><br />N/PMOS, µm Ø 4<br /><br />Space line PolySi, µm 7<br /><br />Contacts, µm 2<br /><br />Space line Me, µm 8
-
Application, features:
SMPS-IC <br /><br />Low voltage NPN:<br /><br />h21E 50 min, Uсе 30V min<br /><br />PNP Lateral:<br /><br />h21E=2,2-30 Uсе=25-60 V<br /><br />NDMOS: Vtn=1.2-3.0 V, Usd >=30 V<br /><br />Low voltage PMOS:<br /><br />Vtp=0.8-2.0 V, Usd >=18 V<br /><br />High voltage PMOS:<br /><br />Vtp=0.8-2.0 V, Usd >=22 V<br /><br />Low voltage NMOS:<br /><br />Vtn=0.8-2.0 V, Usd >=18 V<br /><br />High voltage NMOS:<br /><br />Vtn=0.8-2.0 V, Usd >=600 V
-
Process Description:
Number of masks, pcs. 15<br /><br />Min design rule,µm 3.0<br /><br />Substrate: Si/B-doped/ p-type/ Thk 460/ Res 60/ (100)<br /><br />Isolation: p-n junction<br /><br />NDMOS base depth, µm 2.5<br /><br />Gate SiO2, Å 750<br /><br />Interlayer dielectric – medium temp. PSG, µm 0,8
-
Application, features:
Power electronics actuator IC<br /><br />NPN Vertical:<br /><br />h21E=25-90 Uсе=20-70 V<br /><br />PNP Lateral:<br /><br />h21E=2,2-30 Uсе=25-60 V<br /><br />NDMOS: Vtn=1.8-2.6В, Usd=60-100 V<br /><br />Low voltage PMOS:<br /><br />Vtp=0.8-1.4 V, Usd =20-35 V<br /><br />High voltage PMOS:<br /><br />Vtp=1.2-2.2 V, Usd =30-80 V<br /><br />NMOS transistor:<br /><br />Vtn=1.1-1.7 V, Usd =15-25 V
-
Process Description:
Number of masks, pcs. 16<br /><br />Min design rule,µm 3.0<br /><br />Substrate: Si/B-doped/ p-type/ Thk 460/ Res 12/ (100)<br /><br />Buried layers: Si/Sb-doped/ n-type/Thk 20/Res 6;<br /><br /> Si/B-doped/ p-type/Thk 250/Res2.0<br /><br />Epi layer: Si/P-doped/ n-type/ Thk 12/ Res 1.5;<br /><br />Isolation: p-n junction<br /><br />P-well depth, µm 5.0<br /><br />Gate SiO2, Å 750<br /><br />Interlayer dielectric – Medium temp. PSG, µm 0,8
-
Application, features:
Small -scale integration analogue IC, <br /><br />VDD < 210 V<br /><br /> <br /><br />NPN Vertical:<br /><br />bn =70 Uсе=50 V<br /><br />NDMOS: Vtn= 2.0 V,<br /><br />Usd >200 V<br /><br />PDMOS: Vtp= -1.0 V,<br /><br />Usd >200 V<br /><br />NMOS: Vtn= 1.5V, Usd >20V<br /><br /> <br /><br />Resistors in layer:<br /><br />NPN base, Р-drain, PolySi.<br /><br /> <br /><br />Capacitors: PolySi-Si (SiO2 900 Å)<br /><br />PolySi-Al (SiO2 1600 Å)
-
Process Description:
Number of masks, pcs. 19<br /><br />Min design rule,µm 4.0<br /><br />Substrate: Si/B-doped/ p-type/ Thk 460/ Res 12/ (100)<br /><br />Buried layers: Si/Sb-doped/ n-type/Thk 30/Res 5.5;<br /><br /> Si/B-doped/ p-type/Thk 300/Res2.0 ; <br /><br />Epi layer: Si/ P-doped/ n-type/ Thk 27/ Res 8.0;<br /><br />Isolation: p-n junction<br /><br />P-well depth, µm 6.5<br /><br />NDMOS base depth, µm 3.0<br /><br />Gate SiO2, Å 900<br /><br />NPN p-base depth, µm 2.5<br /><br />N+emitter depth, µm 0.8<br /><br />Interlayer dielectric – medium temp. PSG<br /><br />0,55mm +SIPOS 0.1µm + medium temp. PSG 1,1µm<br /><br />Channel length (gate):<br /><br />N/PDMOS, µm 6 <br /><br />Space line PolySi, µm 8<br /><br />Contacts, µm Ø4<br /><br />Space line Me, µm 12
-
Application, features:
Analogue-digital IC for TV-receivers, Ucc=8V<br /><br /> <br /><br />NMOS: Vtn=0.6 V, Usd >12 V<br /><br />PMOS: Vtр=-0.9 V, Usd >12 V<br /><br />NPN vertical:<br /><br />bn =120 Uce=10 V<br /><br />PNP lateral:<br /><br />bp =45 Uce=13 V
-
Process Description:
Number of masks, pcs. 26<br /><br />Design rule,µm 0.8<br /><br />Substrate: Si/B-doped/ p-type/Res 3<br /><br />Epitaxy: Si/P-doped/ n-type/ Thk 2.4/ Res 4.5<br /><br />p-well depth with p+cc, µm 4.3<br /><br />n-well depth with n+cc, µm 4.3<br /><br />Gate SiO2, Å 130<br /><br />Interlayer dielectric: BPSG<br /><br />Interlevel dielectric: PEoxide+ SOG<br /><br />NMOS/PMOS channel length, µm 0.9/1.0<br /><br />N&P LDD- drains<br /><br />Me I Ti-TiN/Al-Si/TiN<br /><br />Me II Ti/Al-Si/TiN<br /><br />NPN emitter size, µm 1.2*3.2<br /><br />Space line PolySi 2,µm 1.8<br /><br />Contacts 1, µm Ø 0.9<br /><br />Space line Me 1, µm 2.2<br /><br />Contacts 2,µm Ø 0.9<br /><br />Space line Me 2, µm 2.4
-
Application, features:
CMOS master-slice chip<br /><br /> NMOS: <br /><br />Vtn=1.0 V, Ic >10 mA. Ubr>12V<br /><br /> <br /><br />PMOS: <br /><br />Vtр=1.0 V, Ic >4.0 mA, Ubr>12V
-
Process Description:
Number of masks, pcs. 11<br /><br />Design rule,µm 1.2<br /><br />Substrate: Si/B-doped / p-type/Res 12<br /><br />N/P-well depth, µm 5/6<br /><br />Gate SiO2, Å 250-300<br /><br />Interlayer dielectric: BPSG<br /><br />Channel length: NMOS/PMOS, µm 2.0<br /><br />Contacts, µm 2.0x2.0<br /><br />Space line Me1, µm 8<br /><br />Space line Me 2, µm 10
-
Application, features:
CMOS master-slice chip<br /><br /> NMOS: <br /><br />Vtn=0.7 V, Ic >11.5 mA. Ubr>12V<br /><br />PMOS: <br /><br />Vtр=0.8 V, Ic >4.5 mA, Ubr>12V
-
Process Description:
Number of masks, pcs. 11<br /><br />Design rules,µm 1.2<br /><br />Substrate: Si/B-doped/ p-type/Res 12<br /><br />N/P-wells depth, µm 5/6<br /><br />Gate SiO2, Å 250-300<br /><br />Interlayer dielectric: BPSG<br /><br />Channel length: NMOS/PMOS, µm 1.4/1.6<br /><br />Space line PolySi, µm 2.8<br /><br />Contacts, µm 1.6x1.6<br /><br />Space line Me1, µm 3.4<br /><br />Space line Me2, µm 3
-
Application, features:
Small and medium-scale integration logic IC, VDD < 5 V<br /><br /> <br /><br /> NMOS: <br /><br />Vtn=0.8-1.2 V, Ic >4 mA. Ubr>8V<br /><br />PMOS: <br /><br />Vtр=0.8-1.2 V, Ic >2 mA, Ubr>8V
-
Process Description:
Number of masks, pcs. 11<br /><br />Design rule,µm 2.0<br /><br />Substrate: Si/P-doped/ n-type/Res 4.5<br /><br />N/P-wells depth, µm 6-8<br /><br />Gate SiO2, Å 425 / 300<br /><br />Interlayer dielectric: BPSG<br /><br />Channel length: NMOS/PMOS, µm 3-4<br /><br />Space line PolySi, µm 10<br /><br />Contacts, µm 4*4<br /><br />Space line Me, µm 10
-
Application, features:
Clock/ watch IC of small and medium-scale integration, VDD < 1.5 V<br /><br /> <br /><br />NMOS: <br /><br />Vtn=0.7/0.5 V, Usd >8 V, Ic>4mA<br /><br />PMOS: <br /><br />Vtр=-0.7 V/-0.5, Usd >8 V, Ic>2mA
-
Process Description:
Number of masks, pcs. 9<br /><br />Design rules,µm 3,0-5,0<br /><br />Substrate: Si/P-doped/ n-type/Res 4.5<br /><br />P-well depth, µm 6-8<br /><br />Gate SiO2, Å 800<br /><br />Interlayer dielectric: medium temp. PSG<br /><br />Channel length: NMOS/PMOS, µm 3<br /><br />Space line PolySi, µm 10<br /><br />Contacts , µm 5<br /><br />Space line Me, µm 12
-
Application, features:
IC for telephony, customized IC,<br /><br />VDD 3 V… 5 V<br /><br /> <br /><br />NMOS: Vtn=0.6 V, Usd >10 V<br /><br />PMOS: Vtр=-0.7 V, Usd >10 V
-
Process Description:
Number of masks, pcs. 14 (16)<br /><br />Design rule,µm 0.8<br /><br />Substrate: Si/ P-doped/n-type/Res 4.5<br /><br /> or Si/B-doped/ p-type/Res 12; 2 wells<br /><br />N/P-wells depth, µm 4/4<br /><br />Interlayer dielectric:<br /><br />SACVD SiO2 + PE (TEOS) 1,05 µm<br /><br />Gate SiO2, Å 130/160<br /><br />NMOS/PMOS channel length, µm 0.9/1.0<br /><br />N&P LDD- drains<br /><br />Me I Ti/AlCu/Ti/TiN<br /><br />Space line PolySi,µm 1.9<br /><br />Contacts 1 (filled in by W), µm Ø 0.7<br /><br />Space line Me 1, µm 2.2<br /><br />Me2 Ti/AlCu<br /><br />Contacts 2 (filled in by W),µm Ø 0.7<br /><br />Space line Me 2, µm 2.4
-
Application, features:
IC for telephony,<br /><br />customized IC, VDD 3 V… 5 V<br /><br /> <br /><br />NMOS: <br /><br />Vtn=0.6 V, Usd >10 V<br /><br />PMOS: <br /><br />Vtр=-0.7V, Usd >10 V
-
Process Description:
Number of masks, pcs. 14 (16)<br /><br />Design rule,µm 0.8<br /><br />Substrate: Si/P-doped/ n-type/Res 4.5<br /><br />or Si/B-doped/ p-type/Res 12; 2 wells<br /><br />N/P-wells depth, µm 4/4<br /><br />Interlayer dielectric: BPSG<br /><br />Gate SiO2, Å 130 /160<br /><br />Channel length NMOS/PMOS, µm 0.9/1.0<br /><br />N&P LDD- drains<br /><br />Me I Ti-TiN/Al-Si/TiN<br /><br />Space line PolySi, µm 1.9<br /><br />Contacts 1, µm Ø 0.9<br /><br />Space line Me 1 2.2Me 2 Al-Si/TiN<br /><br />Contacts 2,µm Ø 0.9<br /><br />Space line Me 2, µm 2.4
-
Application, features:
Supply voltage controllers <br /><br />NMOS:<br /><br />Vtn= 0.5 V, Usd >10 V<br /><br />PMOS:<br /><br />Vtp= 0.5V, Usd >10 V
-
Process Description:
Number of masks, pcs. 17<br /><br />Design rule,µm 1.5<br /><br />Substrate: Si/B-doped/p-type/Res 12; 2 wells <br /><br />N/P-well depth, µm 5/6<br /><br />P-type PolySi resistors<br /><br />Bipolar vertical NPN transistor<br /><br />Gate SiO2, Å 250<br /><br />Interlayer dielectric: BPSG<br /><br />Channel length: NMOS/PMOS, µm 1.7<br /><br />N&P LDD- drains<br /><br />Space line PolySi, µm 2.5<br /><br />Contacts, µm Ø 1.3<br /><br />Space line Me, µm 3.5
-
Application, features:
Digital IMC, microcontrollers with VDD= 5V<br /><br /> <br /><br />NMOS: Vtn= 0.6V, Usd >10 V<br /><br />PMOS: Vtp= 1.0V, Usd >13 V
-
Process Description:
Number of masks, pcs. 16<br /><br />Design rule,µm 1.5<br /><br />Substrate: Si/B-doped/ p-type/Res 12 2 wells <br /><br />N/P-well depth, µm 5/6<br /><br />Interlayer dielectric: BPSG<br /><br />Gate SiO2, Å 250<br /><br />Interlayer dielectric: BPSG<br /><br />Transistor built in ROM<br /><br />Buried contacts<br /><br />Channel length: NMOS/PMOS, µm 1.5<br /><br /> N & P LDD- drains<br /><br />space line PolySi,µm 2.5<br /><br />contacts, µm Ø 1.5<br /><br />space line Me,µm 3.5
-
Application, features:
Medium-scale integration digital IC for electronic timepieces and micro calculators, VDD 1.5 V¸3 V.<br /><br /> <br /><br />NMOS: Vtn= 0.5 V, Usd >10 V<br /><br />PMOS: Vtp= -0.5 V, Usd >10 V
-
Process Description:
Number of masks, pcs. 11<br /><br />Design rule,µm 1.6<br /><br />Substrate: Si/ B-doped/ p-type/Res 12 2 wells <br /><br />N/P-well depth, µm 5/6<br /><br />Gate SiO2, Å 300<br /><br />Interlayer dielectric – BPSG<br /><br />Channel length: NMOS/PMOS, µm 2.0<br /><br />space line PolySi , µm 3.2 <br /><br />contacts, µm Ø 1.5<br /><br />space line Me, µm 3.6
-
Application, features:
LSI EEPROM, VDD:2,4 V… 6 V<br /><br />LV NMOS: Vtn=(0.4-0,8)V, Usd>=12 V<br /><br />LV PMOS: Vtр=-(0.5-0,9)V,<br /><br />Usd ≤-12 V<br /><br />HV- NMOS: Vtn=(0,3-0,6)V, Usd>=17 V<br /><br />HV- РMOS: Vtр=-(0,6-1,0)V,<br /><br />Usd ≤-15 V
-
Process Description:
Number of masks, pcs. 3<br /><br />(marked)<br /><br />Design rule, µm 1.2<br /><br />Substrate: Si/B-doped/ p-type/Res 12, 2 wells <br /><br />N/P-well depth, µm 5/6<br /><br />Gate SiO2:<br /><br />Low voltage transistors, Å 250<br /><br />High voltage transistors, Å 350<br /><br />Tunnel SiO2, Å 77<br /><br />Interlayer dielectric-1: Si3N4, Å 350<br /><br />Interlayer dielectric -2: BPSG, Å 7000<br /><br />Interlevel dielectric: PEoxide+SOG+ PEoxide<br /><br />Channel length:<br /><br />Low voltage NMOS/PMOS, µm 1.4/1.6<br /><br />High voltage NMOS/PMOS, µm 2.6/2.6<br /><br />N & P LDD- drains<br /><br />Built-in transistors<br /><br />Space line PolySi 1, µm 3.2 <br /><br />Space line PolySi 2, contact free, µm 2.4<br /><br />Space line PolySi 2, with contact, µm 4,6<br /><br />Contacts-1, µm Ø 1.2<br /><br />Space line Me 1, contact free, µm 3.2<br /><br />Space line Me 2, with contact, µm 4,4<br /><br />Contacts 2, µm Ø 1.4<br /><br />Space line Me 2, contact free, µm 4.4<br /><br />Space line Me 2, with contact, µm 4,8
-
Application, features:
Medium-scale integration EEPROM, VDD:2,4 V… 6 V<br /><br /> <br /><br />NMOS: Vtn=(0,65+-0,25)V, <br /><br />Usd >=12 V<br /><br />PMOS: Vtр=-(0,8+-0,2)V,<br /><br />Usd ≤-12 V<br /><br /> <br /><br />HV- NMOS: Vtn=(0,45+0,15)V Usd³17 V<br /><br />HV- РMOS: Vtр=-(0,8+0,2)V Usd ≤-16 V
-
Process Description:
Number of masks, pcs. 17<br /><br />Design rule, µm 1.6<br /><br />Substrate: Si/B-doped/p-type/Res 12 2 wells <br /><br />N/P-well depth, µm 5/6<br /><br />Gate SiO2, Å 425<br /><br />Tunnel SiO2, Å 77<br /><br />Interlayer dielectric-1: Si3N4, Å 350<br /><br />Interlayer dielectric -2: BPSG, Å 7000<br /><br />Built-in transistors<br /><br />Channel length: NMOS/PMOS<br /><br />Low-voltage transistors, µm 2.4<br /><br />High- voltage transistors, µm 3.6<br /><br />Space line PolySi 1, µm 3.2 <br /><br />Space line PolySi 2, µm 4.2<br /><br />Contacts, mm Ø 1.2<br /><br />Space line Me, µm 4.4
-
Application, features:
Small and medium-scale integration logic IC, VDD < 5 V<br /><br /> <br /><br />NMOS: Vtn=0.6/ 0.5 V, Usd >12 V<br /><br />PMOS: Vtр=-0,7V/-0,5, Usd >14 V
-
Process Description:
Number of masks, pcs. 11<br /><br />Design rule, µm 2.0<br /><br />Substrate: Si/ /n -type/ Phosphorus/Res 4.5, 2 wells <br /><br />N/P-well depth, µm 6/7<br /><br />Gate SiO2, Å 425/300<br /><br />Interlayer dielectric: BPSG<br /><br />Channel length: NMOS/PMOS, µm 2.5<br /><br />Space line PolySi, µm 4.5 <br /><br />Contacts, µm 2.4*2.4<br /><br />Space line Me, µm 8.5
-
Application, features:
Small and medium-scale integration logic IC, VDD < 5 V<br /><br />NMOS:<br /><br />Vtn= 0.8 V, Usd >12 V<br /><br />PMOS:<br /><br />Vtp= -0.8 V, Usd >12 V
-
Process Description:
Number of masks, pcs. 14<br /><br />Design rule,µm 1.5<br /><br />Substrate: Si/ P-doped/n-type/Res 4.5 <br /><br />N/P-well depth, µm 5/5<br /><br />Interlayer dielectric: BPSG<br /><br />Interlevel dielectric: PE oxide<br /><br />Gate SiO2, Å 245<br /><br />Channel length:<br /><br />NMOS/PMOS,µm 1.4/2.0<br /><br />N LDD-drains<br /><br />space line PolySi , µm 3.4<br /><br />contacts 1, µm 1.5*4.5<br /><br />space line Me 1, µm 6.0<br /><br />contacts 2, µm 3.0*4.5<br /><br />space line Me 2, µm 9.5
-
Application, features:
Small and medium-scale integration logic IC, VDD < 20 V<br /><br /> <br /><br />NMOS: Vtn= 1.1 V, Usd >27 V<br /><br />PMOS: Vtp= -1.0 V, Usd >29 V
-
Process Description:
Number of masks, pcs. 9<br /><br />Design rule,µm 5.0<br /><br />Substrate: Si/P-doped/ n-type/Thk 460/Res 4.5 (100) <br /><br />P-well depth, µm 10<br /><br />Gate SiO2, Å 950<br /><br />Interlayer dielectric: medium temp. PSG<br /><br />Channel length: NMOS/PMOS, µm 5/6<br /><br />space line PolySi,µm 5.5<br /><br />contacts, µm Ø2<br /><br />space line Me, µm 8
-
Application, features:
Digital IC with EEPROM,<br /><br />Epitaxy =2.4¸6.0 V<br /><br />For low-voltage transistors<br /><br />NMOS: <br /><br />Vtn=0.5 V, Usd >7 V<br /><br />PMOS: <br /><br />Vtр=-0.6 V, Usd >7 V<br /><br />For high-voltage transistors<br /><br />Vtn=0.6 V, Usd >16 V<br /><br />PMOS: <br /><br />Vtр=-0.6 V, Usd >9 V
-
Process Description:
Number of photolithographies, pcs. 27<br /><br />Design rule, μm 0.35<br /><br />Substrate: 725KDB0,015(100)<br /><br />Epitaxial layer: 15KDB12<br /><br />2 wells<br /><br />Interlayer dielectric:<br /><br />SACVD SiO2 + PC TEOS, μm 1.05 μm<br /><br />Gate SiO2, Å 250<br /><br />Tunnel oxide, Å 75<br /><br />Capacitor dielectric Si3N4, Å 250<br /><br />Channel length<br /><br />NMOS/PMOS, μm 0.35 for low-voltage<br /><br /> transistors<br /><br />NMOS/PMOS, μm 2.5/1.0 for high-voltage<br /><br /> transistors <br /><br />N&P LDD- drains<br /><br />Titanium silicide<br /><br />Metal I,2 Ti/AlCu / Ti /TiN<br /><br />Contacts 1 (W-filled) ø 0.5<br /><br />Metal 1 pitch, μm 0.95<br /><br />Metal 3 Ti/AlCu<br /><br />Contacts 2,3 (W-filled), μm ø 0.5<br /><br />Metal 2 pitch, μm 1.1
-
Application, features:
Digital IC,<br /><br />Epitaxy =2.4¸6.0 V<br /><br /> <br /><br />For 3.0 V<br /><br />NMOS: Vtn=0.6 V, Usd >5 V<br /><br />PMOS: Vtр=-0.6 V, Usd >5 V<br /><br />For 5.0 V<br /><br />NMOS: Vtn=1.0 V, Usd >8 V<br /><br />PMOS: Vtр=-0.9 V, Usd >8 V
-
Process Description:
Number of photolithographies, pcs. 22<br /><br />Design rule, μm 0.35<br /><br />Substrate: 725KDB0,015(100)<br /><br />Epitaxial layer: 15KDB12<br /><br />2 retrograde wells for high-voltage transistors<br /><br />2 retrograde wells for low-voltage transistors<br /><br />Interlayer dielectric:<br /><br />SACVD SiO2 + PC TEOS, μm 1.05 μm<br /><br />Gate SiO2, Å 70 for low-voltage transistors<br /><br /> 350 for high-voltage transistors<br /><br />Channel length<br /><br />NMOS/PMOS, μm 0.35 for low-voltage<br /><br /> transistors<br /><br />NMOS/PMOS, μm 1.0 for high-voltage<br /><br /> transistors <br /><br />N&P LDD- drains<br /><br />Titanium silicide<br /><br />Metal I,2 Ti/AlCu / Ti /TiN<br /><br />Contacts 1 (W-filled), μm ø 0.4<br /><br />Metal 1 pitch, μm 0.95<br /><br />Metal Ti/AlCu<br /><br />Contacts 2,3 (W-filled), μm ø 0.5<br /><br />Metal 2 pitch, μm 1.1
-
Application, features:
Digital IC, highly-resistant,<br />Epitaxy = 3 V<br /><br /> <br /><br />NMOS: Vtn=0.6 V, Usd >5 V<br /><br />PMOS: Vtр=-0.6 V, Usd >5 V
-
Process Description:
Number of photolithographies, pcs. 15<br /><br />Design rule, μm 0.35<br /><br />Substrate: 725KDB0,015(100)<br /><br />Epitaxial layer: 15KDB12<br /><br />2 retrograde wells<br /><br />Interlayer dielectric:<br /><br />SACVD SiO2 + PC TEOS, μm 1.05 μm<br /><br />Gate SiO2, Å 70<br /><br />Channel length<br /><br />NMOS/PMOS, μm 0.35<br /><br />N&P LDD- drains<br /><br />Titanium silicide<br /><br />Metal I Ti/AlCu / Ti /TiN<br /><br />PolySi pitch, μm 0.8<br /><br />Contacts 1 (W-filled), μm ø 0.5<br /><br />Metal 1 pitch, μm 0.95<br /><br />Metal 2 Ti/AlCu<br /><br />Contacts 2 (W-filled), μm ø 0.5<br /><br />Metal 2 pitch, μm 1.1
-
Application, features:
Digital IC, highly-resistant,<br />Epitaxy =5 V<br /><br /> <br /><br />NMOS: Vtn=0.6 V, Usd >7 V<br /><br />PMOS: Vtр=-0.6 V, Usd >7 V
-
Process Description:
Number of photolithographies, pcs. 14
Design rule, μm 0.35
Substrate: 725KDB0,015(100)
Epitaxial layer: 15KDB12
2 retrograde wells
Interlayer dielectric:
SACVD SiO2 + PC TEOS, μm 1.05 μm
Gate SiO2, Å 120
Channel length
NMOS/PMOS, μm 0.6
N&P LDD- drains
Titanium silicide
Metal I Ti/AlCu / Ti /TiN
PolySi pitch, μm 1.0
Contacts 1 (W-filled), μm ø 0.5
Metal 1 pitch, μm 0.95
Metal 2 Ti/AlCu
Contacts 2 (W-filled), μm ø 0.5
Metal 2 pitch, μm 1.2
-
Pin to Pin Compatibility:
ВТА208-800В
-
Gate Trigger Current, Igt, mA:
≤50
-
I2t, for Fusing, I2t, A2c:
21
-
Latching Current, IL, mA:
≤60
-
Off-State Leakage Current, Id,Ir,mA:
≤0.5
-
Package:
TO-220
-
Peak Gate Current, Igm, A:
2
-
Repetitive Peak Off-State Voltages, V drm, Vrrm, V:
800
-
RMS On-State Current, It (RMS):
8