CMOS, 0.35 μm, 2 polySi, 3 metals, 200 mm wafer
CMOS, 0.35 μm, 2 polySi, 3 metals, 200 mm wafer
Parameter | Meaning |
---|---|
Application, features | Digital IC, Epitaxy =2.4¸6.0 V For 3.0 V NMOS: Vtn=0.6 V, Usd >5 V PMOS: Vtр=-0.6 V, Usd >5 V For 5.0 V NMOS: Vtn=1.0 V, Usd >8 V PMOS: Vtр=-0.9 V, Usd >8 V |
Process Description | Number of photolithographies, pcs. 22 Design rule, μm 0.35 Substrate: 725KDB0,015(100) Epitaxial layer: 15KDB12 2 retrograde wells for high-voltage transistors 2 retrograde wells for low-voltage transistors Interlayer dielectric: SACVD SiO2 + PC TEOS, μm 1.05 μm Gate SiO2, Å 70 for low-voltage transistors 350 for high-voltage transistors Channel length NMOS/PMOS, μm 0.35 for low-voltage transistors NMOS/PMOS, μm 1.0 for high-voltage transistors N&P LDD- drains Titanium silicide Metal I,2 Ti/AlCu / Ti /TiN Contacts 1 (W-filled), μm ø 0.4 Metal 1 pitch, μm 0.95 Metal Ti/AlCu Contacts 2,3 (W-filled), μm ø 0.5 Metal 2 pitch, μm 1.1 |
The order, cost and terms of fulfillment of orders for the supply of small-scale batches of products are additionally agreed by the Consumer with the marketing and sales services of OJSC "INTEGRAL" - the management company of the holding "INTEGRAL"
Marketing & Sales Department
Tel.: .....(+375 17) 272 3729
......(+375 17) 353 2257
Fax:......(+375 17) 353 2257
E-mail: export@integral.by
Tel.: .....(+375 17) 272 3729
......(+375 17) 353 2257
Fax:......(+375 17) 353 2257
E-mail: export@integral.by