


**IN74LV245****OCTAL BUS TRANSCEIVER; 3-State**

The IN74LV245 is a low-voltage Si-gate CMOS device and is pin and function compatible with IN74HCT245.


The IN74LV245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The IN74LV245 features an output enable ( $\overline{OE}$ ) input for easy cascading and a send/receive (DIR) input for direction control.  $\overline{OE}$  controls the outputs so that the buses are effectively isolated.

- Output voltage levels are compatible with input levels of CMOS, NMOS and TTL ICs
- Supply voltage range: 1.2 to 3.6 V
- Low input current: 1.0  $\mu$ A; 0.1  $\mu$ A at  $T = 25^\circ\text{C}$
- Output Current: 8 mA at  $V_{CC} = 3.0$  V
- High Noise Immunity Characteristic of CMOS Devices

**ORDERING INFORMATION**

<b>IN74LV245N</b>	Plastic DIP
<b>IN74LV245DW</b>	SOIC
<b>IZ74LV245</b>	chip

$T_A = -40^\circ$  to  $125^\circ\text{C}$  for all packages

**LOGIC DIAGRAM**

PIN 20= $V_{CC}$   
PIN 10 = GND

**PIN ASSIGNMENT**

DIR	1 ○	20	$V_{CC}$
A0	2	19	$\overline{OE}$
A1	3	18	B0
A2	4	17	B1
A3	5	16	B2
A4	6	15	B3
A5	7	14	B4
A6	8	13	B5
A7	9	12	B6
GND	10	11	B7

**FUNCTION TABLE**

Inputs		Inputs/outputs	
$\overline{OE}$	DIR	A	B
L	L	A=B	input
L	H	input	B=A
H	X	Z	Z

H= high level

L = low level

X = don't care

Z = high impedance



**INTEGRAL**

**MAXIMUM RATINGS\***

<b>Symbol</b>	<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
V <sub>CC</sub>	DC supply voltage	-0.5 to +5.0	V
I <sub>IK</sub> * <sup>1</sup>	DC Input diode current	±20	mA
I <sub>OK</sub> * <sup>2</sup>	DC Output diode current	±50	mA
I <sub>O</sub> * <sup>3</sup>	DC Output source or sink current	±35	mA
I <sub>CC</sub>	DC V <sub>CC</sub> current	±70	mA
I <sub>GND</sub>	DC GND current	±70	mA
P <sub>D</sub>	Power dissipation per package: * <sup>4</sup> Plastic DIP SO	750 500	mW
T <sub>Stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

\*<sup>1</sup> V<sub>I</sub> < -0.5 V or V<sub>I</sub> > V<sub>CC</sub> + 0.5 V.

\*<sup>2</sup> V<sub>O</sub> < -0.5 V or V<sub>O</sub> > V<sub>CC</sub> + 0.5 V.

\*<sup>3</sup> -0.5 V < V<sub>O</sub> < V<sub>CC</sub> + 0.5 V.

\*<sup>4</sup> Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SO Package: : - 8 mW/°C from 70° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	
V <sub>CC</sub>	DC Supply Voltage	1.2	3.6	V	
V <sub>I</sub>	Input Voltage	0	V <sub>CC</sub>	V	
V <sub>O</sub>	Output Voltage	0	V <sub>CC</sub>	V	
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+125	°C	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	V <sub>CC</sub> = 1.2 V V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 3.0 V V <sub>CC</sub> = 3.6 V	0 0 0 0	1000 700 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND ≤ (V<sub>IN</sub> or V<sub>OUT</sub>) ≤ V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.



**DC ELECTRICAL CHARACTERISTICS** (Voltages Referenced to GND)

Symbol	Parameter	Test conditions	V <sub>cc</sub> V	Guaranteed Limit						Unit	
				25°C		-40°C to 85°C		125°C			
				min	max	min	max	min	max		
V <sub>IH</sub>	HIGH level input voltage			1.2 2.0 3.0 3.6	0.9 1.4 2.1 2.5	-	0.9 1.4 2.1 2.5	-	0.9 1.4 2.1 2.5	-	V
V <sub>IL</sub>	LOW level input voltage			1.2 2.0 3.0 3.6	- - - -	0.3 0.6 0.9 1.1	- - - -	0.3 0.6 0.9 1.1	- - - -	V	
V <sub>OH</sub>	HIGH level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = -50 μA		1.2 2.0 3.0 3.6	1.1 1.92 2.92 3.52	-	1.0 1.9 2.9 3.5	-	1.0 1.9 2.9 3.5	-	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = -8 mA		3.0	2.48	-	2.34	-	2.20	-	V
V <sub>OL</sub>	LOW level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = 50 μA		1.2 2.0 3.0 3.6	- - - -	0.09 0.09 0.09 0.09	- - - -	0.1 0.1 0.1 0.09	- - - -	0.1 0.1 0.1 0.09	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = 8 mA		3.0	-	0.33	-	0.4	-	0.5	V
I <sub>I</sub>	Input current	V <sub>I</sub> = V <sub>CC</sub> or 0 V	*	-	±0.1	-	±1.0	-	±1.0	μA	
I <sub>OZ</sub>	Three state leakage current	3-state outputs V <sub>I</sub> (19) = V <sub>IH</sub> V <sub>O</sub> = V <sub>CC</sub> or 0 V	1.2 *	-	±0.5	-	±5	-	±10	μA	
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or 0 V I <sub>O</sub> = 0 μA	*	-	8.0	-	80	-	160	μA	

\* V<sub>CC</sub> = 3.3 ± 0.3 V

AC ELECTRICAL CHARACTERISTICS ( $C_L=50 \text{ pF}$ ,  $t_r=t_f=6.0 \text{ ns}$ ,  $R_L = 1 \text{ k}\Omega$ )

Symbol	Parameter	Test conditions	$V_{CC}$ V	Guaranteed Limit						Unit	
				25°C		-40°C to 85°C		125°C			
				min	max	min	max	min	max		
$t_{PHL}, t_{PLH}$	Propagation delay , An to Bn, Bn to An	$V_I = 0 \text{ V or } V_{CC}$ Figure 1	1.2 2.0 *	- - -	100 23 14	- - -	125 28 18	- - -	140 34 21	ns	
$t_{PHZ}, t_{PLZ}$	Propagation delay, OE, DIR to An, Bn	$V_I = 0 \text{ V or } V_{CC}$ Figure 2	1.2 2.0 *	- - -	120 30 20	- - -	140 37 24	- - -	160 43 28	ns	
$t_{PZH}, t_{PZL}$	Propagation delay, OE to An, Bn	$V_I = 0 \text{ V or } V_{CC}$ Figure 2	1.2 2.0 *	- - -	120 28 17	- - -	140 35 21	- - -	160 43 26	ns	
$t_{THL}, t_{TLH}$	Output Transition Time, Any Output	$V_I = 0 \text{ V or } V_{CC}$ Figure 1	1.2 2.0 *	- - -	60 16 10	- - -	75 20 13	- - -	90 24 15	ns	
$C_I$	Input capacitance	For inputs 01,19	3.0	-	7.0	-	-	-	-	pF	
$C_{I/O}$	Input/output capacitance	For inputs/outputs 02-09, 11-18	3.0	-	20	-	-	-	-	pF	
$C_{PD}$	Power dissipation capacitance (per one channel)	$V_I = 0 \text{ V or } V_{CC}$		-	50	-	-	-	-	pF	

\*  $V_{CC} = 3.3 \pm 0.3 \text{ V}$




Figure 1. Switching Waveforms






Figure 2. Switching Waveforms



\* Includes all probe and jig capacitance

Figure 3. Test Circuit




\* Includes all probe and jig capacitance

Figure 4. Test Circuit




INTEGRAL

## EXPANDED LOGIC DIAGRAM



## CHIP PAD DIAGRAM



**Location of marking (mm):** left lower corner  $x=2.010$ ,  $y=1.810$ .

**Chip thickness:**  $0.46 \pm 0.02$  mm.

## PAD LOCATION

Pad No	Symbol	Location (left lower corner), mm		Pad size, mm
		X	Y	
01	DIR	0.140	0.573	0.108 x 0.108
02	A0	0.140	0.315	0.108 x 0.108
03	A1	0.370	0.140	0.108 x 0.108
04	A2	0.790	0.140	0.108 x 0.108
05	A3	1.000	0.140	0.108 x 0.108
06	A4	1.200	0.140	0.108 x 0.108
07	A5	1.417	0.140	0.108 x 0.108
08	A6	1.833	0.140	0.108 x 0.108
09	A7	2.060	0.354	0.108 x 0.108
10	GND	2.060	0.760	0.108 x 0.108
11	B7	2.060	1.340	0.108 x 0.108
12	B6	2.060	1.520	0.108 x 0.108
13	B5	1.833	1.750	0.108 x 0.108
14	B4	1.415	1.750	0.108 x 0.108
15	B3	1.000	1.750	0.108 x 0.108
16	B2	0.790	1.750	0.108 x 0.108
17	B1	0.580	1.750	0.108 x 0.108
18	B0	0.370	1.750	0.108 x 0.108
19	OE	0.140	1.544	0.108 x 0.108
20	V <sub>CC</sub>	0.140	1.375	0.108 x 0.108

Note: Pad location is given as per metallization layer

