


## 8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT REGISTER

*High-Performance Silicon-Gate CMOS*

The IN74HC164 is identical in pinout to the LS/ALS164. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

The IN74HC164 is an 8-bit, serial-input to parallel-output shift register. Two serial data inputs, A1 and A2, are provided so that one input may be used as a data enable. Data is entered on each rising edge of the clock. The active-low asynchronous Reset overrides the Clock and Serial Data inputs.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices




### ORDERING INFORMATION

IN74HC164N Plastic  
IN74HC164D SOIC

$T_A = -55^\circ$  to  $125^\circ$  C for all packages

### LOGIC DIAGRAM



PIN 14 =  $V_{CC}$   
PIN 7 = GND

### PIN ASSIGNMENT

A1	1 ●	14	$V_{CC}$
A2	2	13	$Q_H$
$Q_A$	3	12	$Q_G$
$Q_B$	4	11	$Q_F$
$Q_C$	5	10	$Q_E$
$Q_D$	6	9	RESET
GND	7	8	CLOCK

### FUNCTION TABLE

Rese t	Clock	Inputs		Outputs			
		A1	A2	$Q_A$	$Q_B$	$...$	$Q_H$
L	X	X	X	L	L	...	L
H	—	X	X	no change			
H	/	H	D	D	$Q_{An}$	...	$Q_{Gn}$
H	—	D	H	D	$Q_{An}$	...	$Q_{Gn}$

D = data input

X = don't care

$Q_{An}$  -  $Q_{Gn}$  = data shifted from the previous stage on a rising edge at the clock input.



**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
$V_{IN}$	DC Input Voltage (Referenced to GND)	-1.5 to $V_{CC}$ +1.5	V
$V_{OUT}$	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC}$ +0.5	V
$I_{IN}$	DC Input Current, per Pin	+20	mA
$I_{OUT}$	DC Output Current, per Pin	+25	mA
$I_{CC}$	DC Supply Current, $V_{CC}$ and GND Pins	$\pm 50$	mA
$P_D$	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package : - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
$V_{IN}, V_{OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	$V_{CC}$	V
$T_A$	Operating Temperature, All Package Types	-55	+125	°C
$t_r, t_f$	Input Rise and Fall Time (Figure 1) $V_{CC} = 2.0$ V $V_{CC} = 4.5$ V $V_{CC} = 6.0$ V	0 0 0	1000 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

# IN74HC164

---

## DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	$V_{CC}$ V	Guaranteed Limit			Unit
				25 °C to -55°C	≤85 °C	≤125 °C	
$V_{IH}$	Minimum High-Level Input Voltage	$V_{OUT}=0.1$ V or $V_{CC}-0.1$ V $ I_{OUT}  \leq 20$ $\mu$ A	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
$V_{IL}$	Maximum Low - Level Input Voltage	$V_{OUT}=0.1$ V or $V_{CC}-0.1$ V $ I_{OUT}  \leq 20$ $\mu$ A	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
$V_{OH}$	Minimum High-Level Output Voltage	$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20$ $\mu$ A	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0$ mA $ I_{OUT}  \leq 5.2$ mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
$V_{OL}$	Maximum Low-Level Output Voltage	$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20$ $\mu$ A	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0$ mA $ I_{OUT}  \leq 5.2$ mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
$I_{IN}$	Maximum Input Leakage Current	$V_{IN}=V_{CC}$ or GND	6.0	±0.1	±1.0	±1.0	$\mu$ A
$I_{CC}$	Maximum Quiescent Supply Current (per Package)	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0$ $\mu$ A	6.0	8.0	80	160	$\mu$ A

# IN74HC164

---

## AC ELECTRICAL CHARACTERISTICS ( $C_L=50\text{pF}$ , Input $t_r=t_f=6.0\text{ ns}$ )

Symbol	Parameter	$V_{CC}$ V	Guaranteed Limit			Unit
			25 °C to -55°C	≤85°C	≤125 °C	
$f_{max}$	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0	6.0	4.8	4.0	MHz
		4.5	30	24	20	
		6.0	35	28	24	
$t_{PLH}, t_{PHL}$	Maximum Propagation Delay,Clock to Q (Figures 1 and 4)	2.0	175	220	265	ns
		4.5	35	44	53	
		6.0	30	37	45	
$t_{PHL}$	Maximum Propagation Delay,Reset to Q (Figures 2 and 4)	2.0	205	255	310	ns
		4.5	41	51	62	
		6.0	35	43	53	
$t_{TLH}, t_{THL}$	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0	75	95	110	ns
		4.5	15	19	22	
		6.0	13	16	19	
$C_{IN}$	Maximum Input Capacitance	-	10	10	10	pF


$C_{PD}$	Power Dissipation Capacitance (Per Package)	Typical @25°C, $V_{CC}=5.0\text{ V}$	pF
	Used to determine the no-load dynamic power $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$	140	

## TIMING REQUIREMENTS ( $C_L=50\text{pF}$ , Input $t_r=t_f=6.0\text{ ns}$ )


Symbol	Parameter	$V_{CC}$ V	Guaranteed Limit			Unit
			25 °C to -55°C	≤85°C	≤125°C	
$t_{SU}$	Minimum Setup Time,A1 or A2 to Clock (Figure 3)	2.0	50	65	75	ns
		4.5	10	13	15	
		6.0	9	11	13	
$t_h$	Minimum Hold Time, Clock to A1 or A2 (Figure 3)	2.0	5	5	5	ns
		4.5	5	5	5	
		6.0	5	5	5	
$t_{rec}$	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0	5	5	5	ns
		4.5	5	5	5	
		6.0	5	5	5	
$t_w$	Minimum Pulse Width, Reset (Figure 2)	2.0	80	100	120	ns
		4.5	16	20	24	
		6.0	14	17	20	
$t_w$	Minimum Pulse Width, Clock (Figure 1)	2.0	80	100	120	ns
		4.5	16	20	24	
		6.0	14	17	20	
$t_r, t_f$	Maximum Input Rise and Fall Times (Figure 1)	2.0	1000	1000	1000	ns
		4.5	500	500	500	
		6.0	400	400	400	




# IN74HC164




**Figure 1. Switching Waveforms**



**Figure 2. Switching Waveforms**




**Figure 3. Switching Waveforms**



\*Includes all probe and jig capacitance.

## TIMING DIAGRAM



## EXPANDED LOGIC DIAGRAM

