

**IN74LV174****Hex D-type flip-flop with reset; positive edge-triggered**

The 74LV174 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC/HCT174.


The 74LV174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time prior to the LOW-to-HIGH clock transition, is transferred to the corresponding output of the flip-flop.

A LOW level on the MR input forces all outputs LOW, independently of clock or data inputs.

The device is useful for applications requiring true outputs only and clock and master reset inputs that are common to all storage elements.

- Output voltage levels are compatible with input levels of CMOS, NMOS and TTL ICs
- Supply voltage range: 1.2 to 5.5 V
- Low input current: 1.0  $\mu$ A; 0.1  $\mu$ A at  $T = 25^\circ\text{C}$
- Output current: 6 mA at  $V_{cc} = 3.0\text{ V}$ ; 12 mA at  $V_{cc} = 4.5\text{ V}$
- High Noise Immunity Characteristic of CMOS Devices

**ORDERING INFORMATION**


IN74LV174N Plastic

IN74LV174D SOIC

IZ74LV174 Chip

 $T_A = -40^\circ \text{ to } 125^\circ\text{ C}$  for all packages**PIN ASSIGNMENT**

MR	1	16	V <sub>CC</sub>
Q0	2	15	Q5
D0	3	14	D5
D1	4	13	D4
Q1	5	12	Q4
D2	6	11	D3
Q2	7	10	Q3
GND	8	9	CP

**LOGIC DIAGRAM****FUNCTION TABLE**

Inputs			Outputs
MR	CP	D <sub>n</sub>	Q <sub>n</sub>
L	X	X	L
H	/	H	H
H	/	L	L
H	L	X	no change
H	\	X	no change

H= high level

L = low level

X = don't care

**INTEGRAL**

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC supply voltage	-0.5 to +5.0	V
I <sub>IK</sub> * <sup>1</sup>	Input diode current	±20	mA
I <sub>OK</sub> * <sup>2</sup>	Output diode current	±50	mA
I <sub>O</sub> * <sup>3</sup>	Output source or sink current	±25	mA
I <sub>CC</sub>	V <sub>CC</sub> current	±50	mA
I <sub>GND</sub>	GND current	±50	mA
P <sub>D</sub>	Power dissipation per package: * <sup>4</sup> Plastic DIP SO	750 500	mW
T <sub>Stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

\*<sup>1</sup> V<sub>I</sub> < -0.5 V or V<sub>I</sub> > V<sub>CC</sub> + 0.5 V

\*<sup>2</sup> V<sub>O</sub> < -0.5 V or V<sub>O</sub> > V<sub>CC</sub> + 0.5 V

\*<sup>3</sup> -0.5 V < V<sub>O</sub> < V<sub>CC</sub> + 0.5 V

\*<sup>4</sup> Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SO Package: : - 8 mW/°C from 70° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>CC</sub>	DC Supply Voltage	1.2	5.5	V	
V <sub>IN</sub>	DC Input Voltage	0	V <sub>CC</sub>	V	
V <sub>OUT</sub>	DC Output Voltage	0	V <sub>CC</sub>	V	
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+125	°C	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	1.0 B ≤ V <sub>CC</sub> < 2.0 B 2.0 B ≤ V <sub>CC</sub> < 2.7 B 2.7 B ≤ V <sub>CC</sub> < 3.6 B 3.6 B ≤ V <sub>CC</sub> ≤ 5.5 B	0 0 0 0	500 200 100 50	ns/V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND ≤ (V<sub>IN</sub> or V<sub>OUT</sub>) ≤ V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.



## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test conditions	V <sub>CC</sub> V	Guaranteed Limit						Unit	
				-40°C to 25°C		85°C		125°C			
				min	max	min	max	min	max		
V <sub>IH</sub>	HIGH level input voltage			1.2 2.0 2.7 3.0 3.6 4.5 5.5	0.9 1.4 2.0 2.0 2.0 3.15 3.85	- - - - - - -	0.9 1.4 2.0 2.0 2.0 3.15 3.85	- - - - - - -	0.9 1.4 2.0 2.0 2.0 3.15 3.85	- - - - - - -	V
V <sub>IL</sub>	LOW level input voltage			1.2 2.0 2.7 3.0 3.6 4.5 5.5	- - - - - - -	0.3 0.6 0.8 0.8 0.8 1.35 1.65	- - - - - - -	0.3 0.6 0.8 0.8 0.8 1.35 1.65	- - - - - - -	V	
V <sub>OH</sub>	HIGH level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = -100 μA	1.2 2.0 2.7 3.0 3.6 4.5 5.5	1.05 1.85 2.55 2.85 3.45 4.35 5.35	- - - - - - -	1.0 1.8 2.5 2.8 3.4 4.3 5.3	- - - - - - -	1.0 1.8 2.5 2.8 3.4 4.3 5.3	- - - - - - -	V	
			3.0	2.48	-	2.34	-	2.20	-	V	
			4.5	3.70	-	3.60	-	3.50	-	V	
V <sub>OL</sub>	LOW level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = 100 μA	1.2 2.0 2.7 3.0 3.6 4.5 5.5	- - - - - - -	0.15 0.15 0.15 0.15 0.15 0.15 0.15	- - - - - - -	0.2 0.2 0.2 0.2 0.2 0.2 0.2	- - - - - - -	0.2 0.2 0.2 0.2 0.2 0.2 0.2	V	
			3.0	-	0.33	-	0.40	-	0.50	V	
			4.5	-	0.40	-	0.55	-	0.65	V	
I <sub>I</sub>	Input current	V <sub>I</sub> = V <sub>CC</sub> or 0 V	5.5	-	±0.1	-	±1.0	-	±1.0	μA	
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or 0 V I <sub>O</sub> = 0 μA	5.5	-	8.0	-	80	-	160	μA	
I <sub>CC1</sub>	Additional quiescent supply current per input	V <sub>I</sub> = V <sub>CC</sub> – 0.6 V	2.7 3.6	-	0.2 0.2	-	0.5 0.5	-	0.85 0.85	mA	



AC ELECTRICAL CHARACTERISTICS ( $C_L=50\text{ pF}$ ,  $R_L = 1\text{ k}\Omega$ ,  $t_r=t_f=2.5\text{ ns}$ )

Symbol	Parameter	Test conditions	$V_{CC}$ V	Guaranteed Limit						Unit	
				-40°C to 25°C		85°C		125°C			
				min	max	min	max	min	max		
$t_{PHL}, t_{PLH}$	Propagation delay CP to Qn  Figure 1, 4	$V_I = 0\text{ V or }V_{CC}$  Figure 1, 4	1.2	-	200	-	230	-	260	ns	
			2.0	-	34	-	43	-	53		
			2.7	-	24	-	31	-	39		
			3.0	-	20	-	25	-	31		
			4.5	-	17	-	21	-	26		
$t_{PHL}$	Propagation delay MR to Qn  Figure 2, 4	$V_I = 0\text{ V or }V_{CC}$  Figure 2, 4	1.2	-	160	-	190	-	220	ns	
			2.0	-	34	-	43	-	53		
			2.7	-	24	-	31	-	39		
			3.0	-	20	-	25	-	31		
			4.5	-	17	-	21	-	26		
$t_w$	Clock pulse width HIGH or LOW  Figure 1, 4	$V_I = 0\text{ V or }V_{CC}$  Figure 1, 4	1.2	100	-	140	-	180	-	ns	
			2.0	28	-	34	-	41	-		
			2.7	21	-	25	-	30	-		
			3.0	17	-	20	-	24	-		
			4.5	14	-	17	-	20	-		
$t_w$	Master reset pulse width LOW  Figure 1, 4	$V_I = 0\text{ V or }V_{CC}$  Figure 1, 4	1.2	100	-	140	-	180	-	ns	
			2.0	28	-	34	-	41	-		
			2.7	21	-	25	-	30	-		
			3.0	17	-	20	-	24	-		
			4.5	14	-	17	-	20	-		
$t_{REM}$	Removal time MR to CP  Figure 3, 4	$V_I = 0\text{ V or }V_{CC}$  Figure 3, 4	1.2	40	-	60	-	80	-	ns	
			2.0	19	-	22	-	26	-		
			2.7	13	-	16	-	19	-		
			3.0	11	-	13	-	15	-		
			4.5	9	-	11	-	13	-		
$t_{SU}$	Set-up time Dn to CP  Рисунок 3, 4	$V_I = 0\text{ B or }V_{CC}$  Рисунок 3, 4	1.2	50	-	50	-	50	-	ns	
			2.0	5	-	5	-	5	-		
			2.7	5	-	5	-	5	-		
			3.0	5	-	5	-	5	-		
			4.5	5	-	5	-	5	-		
$t_h$	Hold time Dn to CP  Рисунок 2, 4	$V_I = 0\text{ B or }V_{CC}$  Рисунок 2, 4	1.2	50	-	50	-	50	-	ns	
			2.0	5	-	5	-	5	-		
			2.7	5	-	5	-	5	-		
			3.0	5	-	5	-	5	-		
			4.5	5	-	5	-	5	-		
$C_I$	Input capacitance	$T_A = 25^\circ\text{C}$	5.0	-	7.0	-	-	-	-	pF	
$C_{PD}$	Power dissipation capacitance (per flip-flop)	$V_I = 0\text{ V or }V_{CC}$ $T_A = 25^\circ\text{C}$	5.5	-	34	-	-	-	-	pF	
$f_{max}$	Maximum clock pulse frequency  Рисунок 1	$V_I = 0\text{ B or }V_{CC}$  Рисунок 1	1.2	-	2.0	-	1.0	-	1.0	MHz	
			2.0	-	16	-	14	-	12		
			2.7	-	22	-	19	-	16		
			3.0	-	27	-	24	-	20		
			4.5	-	32	-	27	-	24		




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms





Figure 3. Switching Waveforms

**Note:**


- (1)  $V_M = 1.5 \text{ V}$  at  $V_{CC} = 2.7 \text{ V}$   
 $V_M = 0.5 \cdot V_{CC}$  at  $V_{CC} = 1.2 \text{ V}, 2.0 \text{ V}, 3.0 \text{ V}, 4.5 \text{ V}$
- (2)  $V_1 = V_{CC}$  at  $V_{CC} = 1.2 \text{ V}, 2.0 \text{ V}, 2.7 \text{ V}, 4.5 \text{ V}$   
 $V_1 = 2.7 \text{ V}$  at  $V_{CC} = 3.0 \text{ V}$

\* Includes all probe and jig capacitance

Figure 4. Test Circuit



## CHIP PAD DIAGRAM



**Location of marking (mm):** left lower corner  $x=1.080$ ,  $y=0.296$

**Chip thickness:**  $0.46 \pm 0.02$  mm.

## PAD LOCATION

Pad No	Symbol	Location (left lower corner), mm		Pad size, mm
		X	Y	
01	MR	0.132	0.295	0.100 x 0.100
02	Q0	0.132	0.127	0.100 x 0.100
03	D0	0.430	0.127	0.100 x 0.100
04	D1	0.667	0.127	0.100 x 0.100
05	Q1	0.902	0.127	0.100 x 0.100
06	D2	1.080	0.127	0.100 x 0.100
07	Q2	1.315	0.127	0.100 x 0.100
08	GND	1.315	0.741	0.100 x 0.100
09	CP	1.315	1.079	0.100 x 0.100
10	Q3	1.315	1.247	0.100 x 0.100
11	D3	1.017	1.247	0.100 x 0.100
12	Q4	0.780	1.247	0.100 x 0.100
13	D4	0.545	1.247	0.100 x 0.100
14	D5	0.367	1.247	0.100 x 0.100
15	Q5	0.132	1.247	0.100 x 0.100
16	V <sub>CC</sub>	0.132	0.633	0.100 x 0.100

Note: Pad location is given as per metallization layer

