

**IW4053B**


## Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

The IW4053B analog multiplexer/demultiplexer is digitally controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to 20V peak-to-peak can be achieved by digital signal amplitudes of 4.5 to 20V (if  $V_{CC} - GND = 3V$ , a  $V_{CC} - V_{EE}$  of up to 13 V can be controlled; for  $V_{CC} - V_{EE}$  level differences above 13V a  $V_{CC} - GND$  of at least 4.5V is required).


These multiplexer circuits dissipate extremely low quiescent power over the full  $V_{CC}$ -GND and  $V_{CC}$ - $V_{EE}$  supply-voltage ranges, independent of the logic state of the control signals. When a logic "1" is present at the ENABLE input terminal all channels are off.

The IW4053B is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an enable input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.

- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
  - 1.0 V min @ 5.0 V supply
  - 2.0 V min @ 10.0 V supply
  - 2.5 V min @ 15.0 V supply

**PIN ASSIGNMENT****LOGIC DIAGRAM**

Triple Single-Pole, Double-Position  
Plus Common Off



PIN 16 =  $V_{CC}$   
PIN 7 =  $V_{EE}$   
PIN 8 = GND

**FUNCTION TABLE**

Enable	Control Inputs			ON Channels		
	Select					
	C	B	A			
L	L	L	L	Z0	Y0	X0
L	L	L	H	Z0	Y0	X1
L	L	H	L	Z0	Y1	X0
L	L	H	H	Z0	Y1	X1
L	H	L	L	Z1	Y0	X0
L	H	L	H	Z1	Y0	X1
L	H	H	L	Z1	Y1	X0
L	H	H	H	Z1	Y1	X1
H	X	X	X	None		

H = high level

L = low level

X = don't care



**INTEGRAL**

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +20	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±10	mA
P <sub>D</sub>	Power Dissipation in Still Air	500* <sup>1</sup>	mW
P <sub>tot</sub>	Power Dissipation per Output Transistor	100	mW
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SO Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

\*<sup>1</sup> - for Plastic DIP from -55° to +100°C, for SO Package from -55° to +65°C.

+Derating - Plastic DIP: - 12 mW/°C from 100° to 125°C

SO Package: - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	3.0	18	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND≤(V<sub>IN</sub> or V<sub>OUT</sub>)≤V<sub>CC</sub>.

Unused digital pins must be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused Analog I/O pins may be left open or terminated.



**DC ELECTRICAL CHARACTERISTICS** Digital Section

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				≥ -55 °C	≤ 25 °C	≤ 125 °C	
V <sub>IH</sub>	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	V <sub>IS</sub> =V <sub>CC</sub> thru 1kΩ V <sub>EE</sub> =GND=0 I <sub>IS</sub> <2μA on all OFF Channels R <sub>L</sub> =1kΩ to GND	5 10 15	3.5 7 11	3.5 7 11	3.5 7 11	V
V <sub>IL</sub>	Maximum Low -Level Input Voltage, Channel-Select or Enable Inputs	V <sub>IS</sub> =V <sub>CC</sub> thru 1kΩ V <sub>EE</sub> =GND=0 I <sub>IS</sub> <2μA on all OFF Channels R <sub>L</sub> =1kΩ to GND	5 10 15	1.5 3 4	1.5 3 4	1.5 3 4	V
I <sub>IN</sub>	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V <sub>IN</sub> =V <sub>CC</sub> or GND V <sub>EE</sub> =GND=0	18	±0.1	±0.1	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	Channel Select = V <sub>CC</sub> or GND V <sub>EE</sub> =GND=0	5 10 15 20	5 10 20 100	5 10 20 100	150 300 600 3000	μA

**DC ELECTRICAL CHARACTERISTICS** Analog Section

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				≥ -55 °C	≤ 25 °C	≤ 125 °C	
R <sub>ON</sub>	Maximum “ON” Resistance	V <sub>EE</sub> =GND=0 V <sub>IS</sub> = GND to V <sub>CC</sub>	5 10 15	800 310 200	1050 400 240	1150 550 320	Ω
ΔR <sub>ON</sub>	Maximum Difference in “ON” Resistance Between Any Two Channels in the Same Package	V <sub>EE</sub> =GND=0	5 10 15	- - -	10* 15* 5*	- - -	Ω
I <sub>OFF</sub>	Maximum Off- Channel Leakage Current, Any One Channel	V <sub>EE</sub> =GND=0	18	±100	±100	±1000	nA
	Maximum Off- Channel Leakage Current, Common Channel	V <sub>EE</sub> =GND=0	18	±100	±100	±1000	

\* - Typical Value

**AC ELECTRICAL CHARACTERISTICS**( $C_L=50\text{pF}$ , Input  $t_r=t_f=20.0\text{ ns}$ )

<b>Symbol</b>	<b>Parameter</b>	<b>V<sub>CC</sub> V</b>	<b>Guaranteed Limit</b>			<b>Unit</b>
			$\geq -55$ $^{\circ}\text{C}$	$\leq 25$ $^{\circ}\text{C}$	$\leq 125$ $^{\circ}\text{C}$	
$t_{PHL}(t_{PLH})$	Maximum Propagation Delay , Analog Input to Analog Output (Figure 1) $R_L=200\text{k}\Omega$ , $V_{EE}=\text{GND}=0$	5 10 15	60 30 20	60 30 20	70 40 30	ns
$t_{PHL1}(t_{PLH1})$	Maximum Propagation Delay , Channel-Select Input to Analog Output (Figure 1) $R_L=200\text{ k}\Omega$ , $V_{EE}=\text{GND}=0$	5 10 15	350 200 160	350 200 160	400 250 200	ns
$t_{PZL1}(t_{PZH1})$	Maximum Propagation Delay , Channel-Select Input to Analog Output (Figure 2) $R_L=10\text{ k}\Omega$ $V_{EE}=\text{GND}=0$	5 10 15	720 320 240	720 320 240	720 320 240	ns
		5	450	450	450	
$t_{PZL2}(t_{PZH2})$	Maximum Propagation Delay , Enable to Analog Output (Figure 2) $R_L=10\text{ k}\Omega$ $V_{EE}=\text{GND}=0$	5 10 15	720 320 240	720 320 240	720 320 240	ns
		5	400	400	400	
$t_{PLZ1}(t_{PHZ1})$	Maximum Propagation Delay , Channel-Select Input to Analog Output (Figure 2) $R_L=10\text{ k}\Omega$ $V_{EE}=\text{GND}=0$	5 10 15	720 320 240	720 320 240	720 320 240	ns
		5	450	450	450	
$t_{PLZ2}(t_{PHZ2})$	Maximum Propagation Delay , Enable to Analog Output (Figure 2) $R_L=1,0\text{ k}\Omega$ $V_{EE}=\text{GND}=0$	5 10 15	450 210 160	450 210 160	450 210 160	ns
		5	300	300	600	
$C_{IN}$	Maximum Input Capacitance, Channel-Select or Enable Inputs	-	-	7.5	-	pF
$C_{I/O}$	Maximum Capacitance $V_{EE}=\text{GND}=-5\text{V}$ $C_{IS}$ $C_{OS}$ Feedthrough $C_{IOS}$	5	-	5*	-	pF
		5	-	9*	-	
		5	-	0.2*	-	

## ADDITIONAL APPLICATION CHARACTERISTICS

Symbol	Parameter	Test Conditions	V <sub>CC</sub>	V <sub>IS</sub> <sup>**</sup>	Limits		Unit	
					Typical Value			
					25 °C			
Bw	Maximum On-Channel Bandwidth or Minimum Frequency Response (-3db)	V <sub>EE</sub> =GND=0 R <sub>L</sub> =1kΩ 20 log(V <sub>OS</sub> /V <sub>IS</sub> )=-3db V <sub>OS</sub> at Common OUT/IN	10	2,5	30	MHz		
		V <sub>OS</sub> at Any Channel			60			
f <sub>1</sub>	(-40db) Feedthrough Frequency (All Channels OFF)	V <sub>EE</sub> =GND=0 R <sub>L</sub> =1kΩ 20 log(V <sub>OS</sub> /V <sub>IS</sub> )=-40db V <sub>OS</sub> at Common OUT/IN	10	2,5	8	MHz		
		V <sub>OS</sub> at Any Channel			8			
f <sub>2</sub>	(-40db) Signal Crosstalk Frequency	V <sub>EE</sub> =GND=0 R <sub>L</sub> =1kΩ 20 log(V <sub>OS</sub> /V <sub>IS</sub> )=-40db Between any 2 Sections : In Pin 2, Out Pin 14 In Pin 15, Out Pin 14	10 10	2,5 2,5	2,5 6	MHz		
THD	Total Harmonic Distortion	V <sub>EE</sub> =GND=0 f <sub>IS</sub> =1kHz sine wave	5 10 15	1 1,5 2,5	0.3 0.2 0.12	%		
V <sub>AO/I</sub>	Address-or Enable to Signal Crosstalk	V <sub>EE</sub> =GND=0, R <sub>L</sub> =10kΩ*** t <sub>r</sub> , t <sub>f</sub> =20ns Square Wave	10	-	65	mV (Peak)		

\*\* Peak-to-peak voltage symmetrical about (V<sub>CC</sub>-V<sub>EE</sub>)/2.

\*\*\* Both ends of channel.






Figure 1. Switching Waveforms






Figure 2. Switching Waveforms

## EXPANDED LOGIC DIAGRAM



## CHIP PAD DIAGRAM



**Location of marking (mm):** left lower corner x=1.361, y=1.592; right higher corner x=1.423, y=1.652.

**Chip thickness:** 0.46±0.02mm

**PAD LOCATION**

Pad No	Pin No	Location (left lower corner), mm		Pad size, mm
		X	Y	
01	01	0.116	0.453	0.100 x 0.100
02	02	0.116	0.175	0.100 x 0.100
03	03	0.362	0.116	0.100 x 0.100
04	04	0.669	0.116	0.100 x 0.100
05	05	1.074	0.116	0.100 x 0.100
06	06	1.287	0.115	0.100 x 0.100
07	07	1.699	0.290	0.100 x 0.100
08	08	1.699	0.620	0.100 x 0.100
09	09	1.699	0.973	0.100 x 0.100
10	10	1.700	1.268	0.100 x 0.100
11	11	1.640	1.583	0.100 x 0.100
12	12	1.063	1.583	0.100 x 0.100
13	13	0.756	1.583	0.100 x 0.100
14	14	0.429	1.583	0.100 x 0.100
15	15	0.116	1.445	0.100 x 0.100
16	16	0.116	0.942	0.100 x 0.100

Note: Pad location is given as per passivation layer