


IN74LV374

Octal D-type transparent latch; 3-state


The IN74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT374.

The IN74LV374 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 1.2 to 3.6 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices




LOGIC DIAGRAM



PIN 20=V_{CC}
PIN 10 = GND

PIN ASSIGNMENT



FUNCTION TABLE

Inputs			Output
OE	CP	D _n	Q _n
L	↑	H	H
L	↑	L	L
L	L, H, ↓	X	Q ₀
H	X	X	Z

X = Don't care

Z = High impedance OFF-state

L = Low voltage level

H = HIGH voltage level

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	-0.5 to +5.0	V
I _{IR} * ¹	DC input diode current	±20	mA
I _{OK} * ²	DC output diode current	±50	mA
I _O * ³	DC output source or sink current -bus driver outputs	±35	mA
I _{GND}	DC V _{CC} or GND current for types with - bus driver outputs	±70	mA
I _{CC}	DC V _{CC} or GND current for types with - bus driver outputs	±70	mA
P _D	Power dissipation per paskade, plastic DIP+ SOIC package+	750 500	mW
T _{STG}	Storage temperature	-65 to +150	°C
T _L	Lead temperature, 1.5 mm from Case for 10 seconds (Plastic DIP), 0.3 mm (SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SOIC Package: : - 8 mW/°C from 70° to 125°C

*1: V_I < -0.5 or V_I > V_{CC}+0.5V

*2: V_O < -0.5 or V_O > V_{CC}+0.5V

*3: -0.5V < V_O < V_{CC}+0.5V

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage	1.2	3.6	V	
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage	0	V _{CC}	V	
T _A	Operating Temperature, All Package Types	-40	+125	°C	
t _r , t _f	Input Rise and Fall Time	V _{CC} = 1.2 V V _{CC} = 2.0 V V _{CC} = 3.0 V V _{CC} = 3.6 V	0 0 0 0	1000 700 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	V _{CC} , B	Guaranteed Limit						Unit	
				25°C		-40°C to 85°C		-40°C to 125°C			
				min	max	min	max	min	max		
V _{IH}	HIGH level input voltage	V _O = V _{CC} -0.1 B	1.2 2.0 3.0 3.6	0.9 1.4 2.1 2.5	- - - -	0.9 1.4 2.1 2.5	- - - -	0.9 1.4 2.1 2.5	- - - -	B	
V _{IL}	LOW level input voltage	V _O = 0.1 B	1.2 2.0 3.0 3.6	- - - -	0.3 0.6 0.9 1.1	- - - -	0.3 0.6 0.9 1.1	- - - -	0.3 0.6 0.9 1.1	B	
V _{OH}	HIGH level output voltage; all outputs	V _I = V _{IH} or V _{IL} I _O = -50 μA	1.2 2.0 3.0 3.6	1.1 1.92 2.92 3.52	- - - -	1.0 1.9 2.9 3.5	- - - -	1.0 1.9 2.9 3.5	- - - -	B	
	HIGH level output voltage; bus driver outputs	V _I = V _{IH} or V _{IL} I _O = -8.0 mA	3.0	2.48	-	2.34	-	2.20	-	B	
V _{OL}	LOW-level output voltage; all outputs	V _I = V _{IH} or V _{IL} I _O = 50 μA	1.2 2.0 3.0 3.6	- - - -	0.09 0.09 0.09 0.09	- - - -	0.1 0.1 0.1 0.1	- - - -	0.1 0.1 0.1 0.1	B	
	LOW-level output voltage; bus driver outputs	V _I = V _{IH} or V _{IL} I _O = 8.0 mA	3.0	-	0.33	-	0.4	-	0.5	B	
I _{IN}	Input leakage current	V _I = V _{CC} or GND	3.6	-	±0.1	-	±1.0	-	±1.0	μA	
I _{OZ}	3-state output OFF-state current	V _I = V _{IL} or V _{IH} V _O = V _{CC} or GND	1.2 3.6	-	±0.5	-	±5	-	±10	μA	
I _{CC}	Quiescent supply current; MSI	V _I = V _{CC} or 0 B I _O = 0 μA	3.6	-	8.0	-	80	-	160	μA	

AC ELECTRICAL CHARACTERISTICS ($C_L=50 \text{ n}\Phi$, $t_{LH} = t_{HL} = 6.0 \text{ ns}$, $V_{IL}=0\text{B}$, $V_{IH}=V_{CC}$)

Symbol	Parameter	V _{CC} V	Guaranteed Limit						Unit	
			25°C		-40°C to 85°C		-40°C to 125°C			
			min	max	min	max	min	max		
t _{PHL} , t _{PLH}	Propagation delay CP to Qn	1.2 2.0 3.0	- - -	180 45 27	- - -	230 56 34	- - -	270 68 35	ns	
t _{PZH} , t _{PZL}	3-state output enable time OE to Qn	1.2 2.0 3.0	- - -	160 38 25	- - -	200 57 36	- - -	240 68 43		
t _{PHZ} , t _{PLZ}	3-state output disable time OE to Qn	1.2 2.0 3.0	- - -	160 38 23	- - -	200 48 49	- - -	240 58 35		
t _{THL} , t _{TLH}	Output transition time	1.2 2.0 3.0	- - -	75 16 10	- - -	100 20 13	- - -	120 24 15		
t _w	Clock pulse width HIGH or LOW	1.2 2.0 3.0	250 18 11	- - -	350 23 14	- - -	540 28 17	- - -		
t _{SU}	Set-up time Dn to CP	1.2 2.0 3.0	45 13 8	- - -	50 17 10	- - -	100 20 12	- - -		
t _H	Hold time Dn to CP	1.2 2.0 3.0	25 5 5	- - -	25 5 5	- - -	25 5 5	- - -		
f _c	Maximum clock pulse frequency	1.2 3.0	27 46		22 37		18 31			
C _I	Input capacitance	3.0	-	7.0	-	7.0	-	7.0	pF	

C _{PD}	Power dissipation capacitance per latch	Typical @25°C, V _{CC} =3.0 V				pF
		34				

Used to determine the no-load dynamic power consumption: $P_D = C_{PD}V^2ccf_i + \sum(C_LV^2ccf_0)$ where:

f_i = input frequency in MHz; C_L = output load capacity in pF;

f₀ = output frequency in MHz; V_{CC} = supply voltage in V;

$\sum(C_LV^2ccf_0)$ = sum of outputs.




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms






Figure 3. Switching Waveforms

EXPANDED LOGIC DIAGRAM



CHIP PAD DIAGRAM



Location of marking (mm): left lower corner x = 0.110, y = 0.306;

Thickness of chip: 0.46 ± 0.02 mm

PAD LOCATION

Pad No	Symbol	Lokation (left lower corner) mm		Pad size (mm)
		X	Y	
01	OE	0.142	0.628	0.108 x 0.108
02	Q0	0.142	0.377	0.108 x 0.108
03	D0	0.142	0.125	0.108 x 0.108
04	D1	0.125	0.125	0.108 x 0.108
05	Q1	0.125	0.125	0.108 x 0.108
06	Q2	0.125	0.125	0.108 x 0.108
07	D2	0.125	0.125	0.108 x 0.108
08	D3	1.423	0.130	0.108 x 0.108
09	Q3	1.423	0.329	0.108 x 0.108
10	GND	1.423	0.587	0.108 x 0.108
11	LE	1.423	0.949	0.108 x 0.108
12	Q4	1.423	1.198	0.108 x 0.108
13	D4	1.423	1.447	0.108 x 0.108
14	D5	1.085	1.447	0.108 x 0.108
15	Q5	0.868	1.447	0.108 x 0.108
16	Q6	0.696	1.447	0.108 x 0.108
17	D6	0.461	1.447	0.108 x 0.108
18	D7	0.142	1.447	0.108 x 0.108
19	Q7	0.142	1.245	0.108 x 0.108
20	Vcc	0.142	0.997	0.108 x 0.108

* Note: Pad location is given as per metallization layer