

PRESETTABLE UP/DOWN COUNTER

High-Voltage Silicon-Gate CMOS

The IW4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consists of a single CLOCK, CARRY_IN, (CLOCK_ENABLE), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and a CARRY_OUT signal are provided as outputs.

A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY IN and PRESET ENABLE signals are low. Advancement is inhibited when the CARRY_IN or PRESET ENABLE signals are high. The CARRY_OUT signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY IN signal is low. The CARRY_IN signal in the low state can thus be considered a CLOCK_ENABLE. The CARRY_IN terminal must be connected to GND when not in use.

Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BINARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low.


Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

Operating Voltage Range: 3.0 to 18 V

Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C

- Noise margin (over full package temperature range):

/ min @ 5.0 V supply
/ min @ 10.0 V supply
/ min @ 15.0 V supply




ORDERING INFORMATION

IW4029BN Plastic


IW4029BD SOIC

T_A = -55° to 125° C for all packages

PIN ASSIGNMENT




LOGIC DIAGRAM



PIN 16=V_{CC}
PIN 8= GND

TRUTH TABLE

CLOCK	TE	PE	J	Q	Q
X	X	L	L	L	H
	L	H	X	Q	Q
X	X	L	H	H	L
	H	H	X	\bar{Q}	Q NC
	X	H	X	\bar{Q}	Q NC



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +20	V
V_{IN}	DC Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V_{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I_{IN}	DC Input Current, per Pin	± 10	mA
P_D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
P_D	Dissipation per Output Transistor	100	mW
Tstg	Storage Temperature	-65 to +150	$^{\circ}C$
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	$^{\circ}C$

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/ $^{\circ}C$ from 65 $^{\circ}$ to 125 $^{\circ}C$

SOIC Package: - 7 mW/ $^{\circ}C$ from 65 $^{\circ}$ to 125 $^{\circ}C$

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	3.0	18	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V_{CC}	V
T_A	Operating Temperature, All Package Types	-55	+125	$^{\circ}C$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

IW4029B

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit
				≥-55°C	25°C	≤125°C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} = 0.5 V or V _{CC} - 0.5V V _{OUT} = 1.0 V or V _{CC} - 1.0 V V _{OUT} = 1.5 V or V _{CC} - 1.5V	5.0	3.5	3.5	3.5	V
			10	7	7	7	
			15	11	11	11	
V _{IL}	Maximum Low - Level Input Voltage	V _{OUT} = 0.5 V or V _{CC} - 0.5V V _{OUT} = 1.0 V or V _{CC} - 1.0 V V _{OUT} = 1.5 V or V _{CC} - 1.5V	5.0	1.5	1.5	1.5	V
			10	3	3	3	
			15	4	4	4	
V _{OH}	Minimum High-Level Output Voltage	V _{IN} =GND or V _{CC}	5.0	4.95	4.95	4.95	V
			10	9.95	9.95	9.95	
			15	14.95	14.95	14.95	
V _{OL}	Maximum Low-Level Output Voltage	V _{IN} =GND or V _{CC}	5.0	0.05	0.05	0.05	V
			10	0.05	0.05	0.05	
			15	0.05	0.05	0.05	
I _{IN}	Maximum Input Leakage Current	V _{IN} = GND or V _{CC}	18	±0.1	±0.1	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} = GND or V _{CC}	5.0	5	5	150	μA
			10	10	10	300	
			15	20	20	600	
			20	100	100	3000	
I _{OL}	Minimum Output Low (Sink) Current	V _{IN} = GND or V _{CC} U _{OL} =0.4 V U _{OL} =0.5 V U _{OL} =1.5 V	5.0	0.64	0.51	0.36	mA
			10	1.6	1.3	0.9	
			15	4.2	3.4	2.4	
I _{OH}	Minimum Output High (Source) Current	V _{IN} = GND or V _{CC} U _{OH} =2.5 V U _{OH} =4.6 V U _{OH} =9.5 V U _{OH} =13.5 V	5.0	-2	-1.6	-1.15	mA
			5.0	-0.64	-0.51	-0.36	
			10	-1.6	-1.3	-0.9	
			15	-4.2	-3.4	-2.4	

IW4029B

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, $R_L=200\text{k}\Omega$, Input $t_r=t_f=20\text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			\geq -55°C	25°C	\leq 125 °C	
t_{max}	Maximum Clock Frequency (Figure 1)	5.0	2	2	1	MHz
		10	4	4	2	
		15	5.5	5.5	2.75	
t_{PHL} , t_{PLH}	Maximum Propagation Delay, Clock to Q (Figure 1)	5.0	500	500	1000	ns
		10	240	240	480	
		15	180	180	360	
t_{PHL} , t_{PLH}	Maximum Propagation Delay, Clock to Carry Output (Figure 1)	5.0	560	560	1120	ns
		10	260	260	520	
		15	190	190	380	
t_{PHL} , t_{PLH}	Maximum Propagation Delay, Preset Enable to Q (Figure 1)	5.0	470	470	940	ns
		10	200	200	400	
		15	160	160	320	
t_{PHL} , t_{PLH}	Maximum Propagation Delay, Preset Enable to Carry Output (Figure 1)	5.0	640	640	1280	ns
		10	290	290	580	
		15	210	210	420	
t_{PHL} , t_{PLH}	Maximum Propagation Delay, Carry Input to Carry Output (Figure 1)	5.0	340	340	680	ns
		10	140	140	280	
		15	100	100	200	
t_{THL} , t_{TLH}	Maximum Output Transition Time, Any Output (Figure 1)	5.0	200	200	400	ns
		10	100	100	200	
		15	80	80	160	
C_{IN}	Maximum Input Capacitance	-		7.5		pF

FUNCTION TABLE

CONTROL INPUT	LOGIC LEVEL	ACTION
BIN/DEC (B/D)	H	BINARY COUNT
	L	DECADE COUNT
UP/DOWN (U/D)	H	UP COUNT
	L	DOWN COUNT
PRESET ENABLE (PE)	H	JAM IN
	L	NO JAM
$\overline{CARRY_IN}$ (\overline{CI}) $\overline{(CLOCK_ENABLE)}$	H	NO COUNTER ADVANCE AT POS. CLOCK TRANSITION
	L	ADVANCE COUNTER AT POS. CLOCK TRANSITION

IW4029B

TIMING REQUIREMENTS ($C_L=50\text{pF}$, $R_L=200\text{ k}\Omega$, Input $t_r=t_f=20\text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			≥ -55 $^{\circ}\text{C}$	25°C	≤ 125 $^{\circ}\text{C}$	
t_w	Minimum Pulse Width, Clock (Figure 1)	5.0	180	180	360	ns
		10	90	90	180	
		15	60	60	120	
t_w	Minimum Pulse Width, Preset Enable (Figure 1)	5.0	130	130	260	ns
		10	70	70	140	
		15	50	50	100	
t_{su}^*	Minimum Setup Time, Clock to B/D or U/D (Figure 1)	5.0	340	340	680	ns
		10	140	140	280	
		15	100	100	200	
t_{rem}^*	Minimum Removal Time, Preset Enable (Figure 1)	5.0	200	200	400	ns
		10	110	110	220	
		15	80	80	160	
t_h^{**}	Minimum Hold Time, Clock to Carry In (Figure 2)	5.0	50	50	100	ns
		10	30	30	60	
		15	25	25	50	
t_{su}	Minimum Setup Time, Carry In to Clock (Figure 1)	5.0	200	200	400	ns
		10	70	70	140	
		15	60	60	120	
t_r, t_f^{**}	Maximum Input Rise and Fall Times, Clock (Figure 2)	5.0	15	15	30	μs
		10	15	15	30	
		15	15	15	30	

* From Up/Down, Binary/Decode, Carry In, or Preset Enable Control Inputs to Clock Edge.

** From Carry In to Clock Edge




Figure 1. Switching Waveforms






Figure 2. Switching Waveforms

IW4029B

TIMING DIAGRAM; binary mode; J1=HIGH; J2=LOW; BIN/DEC=HIGH



TIMING DIAGRAM; decade mode; J1=LOW; J4=LOW; BIN/DEC=LOW



IW4029B

EXPANDED LOGIC DIAGRAM

