


IN74AC534

**Octal 3-State
Inverting D Flip-Flop
High-Speed Silicon-Gate CMOS**


The IN74AC534 is identical in pinout to the LS/ALS534, HC/HCT534. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.

Data meeting the setup time is clocked, in inverted form, to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip-flops, but when Output Enable is high, the outputs are forced to the high impedance state. Thus, data may be stored even when the outputs are not enabled.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A; 0.1 μ A @ 25°C
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA




LOGIC DIAGRAM



PIN 20 = V_{CC}
 PIN 10 = GND

PIN ASSIGNMENT



FUNCTION TABLE

Inputs			Output
Output Enable	Clock	D	Q
L		H	L
L		L	H
L	L,H,	X	no change
H	X	X	Z

X = don't care
 Z = high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V	
T _J	Junction Temperature (PDIP)		140	°C	
T _A	Operating Temperature, All Package Types	-40	+85	°C	
I _{OH}	Output Current - High		-24	mA	
I _{OL}	Output Current - Low		24	mA	
t _r , t _f	Input Rise and Fall Time * (except Schmitt Inputs)	V _{CC} = 3.0 V V _{CC} = 4.5 V V _{CC} = 5.5 V	0 0 0	150 40 25	ns/V

*V_{IN} from 30% to 70% V_{CC}

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limits		Unit	
				25 °C	-40°C to 85°C		
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	3.0	2.1	2.1	V	
			4.5	3.15	3.15		
			5.5	3.85	3.85		
V _{IL}	Maximum Low - Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	3.0	0.9	0.9	V	
			4.5	1.35	1.35		
			5.5	1.65	1.65		
V _{OH}	Minimum High-Level Output Voltage	I _{OUT} ≤ -50 μA	3.0	2.9	2.9	V	
			4.5	4.4	4.4		
			5.5	5.4	5.4		
		*V _{IN} =V _{IH} OR V _{IL}					
		I _{OH} =-12 mA	3.0	2.56	2.46		
I _{OH} =-24 mA	4.5	3.86	3.76				
I _{OH} =-24 mA	5.5	4.86	4.76				
V _{OL}	Maximum Low-Level Output Voltage	I _{OUT} ≤ 50 μA	3.0	0.1	0.1	V	
			4.5	0.1	0.1		
			5.5	0.1	0.1		
		*V _{IN} =V _{IH} OR V _{IL}					
		I _{OL} =12 mA	3.0	0.36	0.44		
I _{OL} =24 mA	4.5	0.36	0.44				
I _{OL} =24 mA	5.5	0.36	0.44				
I _{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} OR GND	5.5	±0.1	±1.0	μA	
I _{OZ}	Maximum Three-State Leakage Current	V _{IN} (OE)= V _{IH} OR V _{IL} V _{IN} =V _{CC} OR GND V _{OUT} =V _{CC} OR GND	5.5	±0.5	±5.0	μA	
I _{OLD}	+Minimum Dynamic Output Current	V _{OLD} =1.65 V Max	5.5		75	mA	
I _{OHD}	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA	
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} OR GND	5.5	8.0	80	μA	

* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$, Input $t_r=t_f=3.0\text{ ns}$)

Symbol	Parameter	V _{CC} [*] V	Guaranteed Limits				Unit
			25 °C		-40°C to 85°C		
			Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency (Figure 1)	3.3 5.0	70 150		70 140		MHz
t _{PLH}	Propagation Delay, Clock to Q (Figure 1)	3.3 5.0	3.0 2.5	14.0 10.5	2.5 2.0	16.0 12.0	ns
t _{PHL}	Propagation Delay, Clock to Q (Figure 1)	3.3 5.0	3.0 2.5	13.0 9.5	2.5 2.0	15.0 11.0	ns
t _{PZH}	Propagation Delay, Output Enable to Q (Figure 2)	3.3 5.0	3.0 2.5	12.5 10.0	2.5 2.0	14.0 11.5	ns
t _{PZL}	Propagation Delay, Output Enable to Q (Figure 2)	3.3 5.0	3.0 2.5	12.5 10.0	2.5 2.0	14.0 11.5	ns
t _{PHZ}	Propagation Delay, Output Enable to Q (Figure 2)	3.3 5.0	2.0 1.5	13.5 11.5	1.5 1.0	15.0 12.5	ns
t _{PLZ}	Propagation Delay, Output Enable to Q (Figure 2)	3.3 5.0	2.0 1.5	12.0 10.0	1.5 1.0	13.5 11.0	ns
C _{IN}	Maximum Input Capacitance	5.0	4.5		4.5		pF

C _{PD}	Power Dissipation Capacitance	Typical @25°C, V _{CC} =5.0 V		pF
		40		

*Voltage Range 3.3 V is 3.3 V ±0.3 V

Voltage Range 5.0 V is 5.0 V ±0.5 V

TIMING REQUIREMENTS($C_L=50\text{pF}$, Input $t_r=t_f=3.0\text{ ns}$)

Symbol	Parameter	V _{CC} [*] V	Guaranteed Limits		Unit	
			25 °C			-40°C to 85°C
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	3.3 5.0	5.0 3.5	6.5 4.0	ns	
t _h	Minimum Hold Time, Clock to Data (Figure 3)	3.3 5.0	1.0 1.0	1.5 1.5	ns	
t _w	Minimum Pulse Width, Clock (Figure 1)	3.3 5.0	5.0 3.5	6.5 4.0	ns	

*Voltage Range 3.3 V is 3.3 V ±0.3 V

Voltage Range 5.0 V is 5.0 V ±0.5 V




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms




Figure 3. Switching Waveforms

EXPANDED LOGIC DIAGRAM

